©2002 EF Nis
Tempus Project CD_JEP-16160-2001
» Home
» What's New


Project Overview
» Background
»Project Description
» Management Team
» Consortium
» Logical Framework Matrix
» E-Mail

The Project
» Events
» Workgroup Activities
» Reform at FEEN
» Equipment
» Textbooks and Manuals
» Student mobility

Links
» Tempus Home
» Tempus Documents
» Consortium


Last update:

October 6, 2005

Project's Life
Textbooks and manuals supported by the CD_JEP-16160-2001
 
 

 

Microprocessor Architecture, Part I

Mile Stojcev

   
Cover page and Intro page
(click on a image for larger photo)
   
Author Prof.dr Mile Stojcev, University of Nis
Title Microprocessor Architecture, Part I
Publisher Faculty of Electronic Engineering, Nis
Year 2004
ISBN 86-80135-81-X
COBISS-ID 112216076
Reviewers Assistant Prof.. dr Goran Djordjevic, University of Nis
Prof. dr Emina Milovanovic, University of Nis
Pages XII + 169
Illustrations 123 Figures and 2 Tables
Language Serbian
Type Text-Book
Categorization Computer Architecture / Microprocessor Systems
Abstract This book is designed for use in a computer organization or microprocessor architecture course typically offered by computer engineering, computer science, electrical engineering, or telecommunication systems departments. Such a course would typically be at the junior or senior level, or at an advanced sophomore level. This book is also appropriate for bridge courses for graduate students in computer engineering, computer science, electrical engineering, or telecommunication systems. From structural point of view the presented material in this book is divided into six chapters.
From the review

Chapter 1, entitled as Basics of Computers, pp. 1-32, defines concepts of ISA and its microarchitecture implementation. Hierarchical computer organization is involved and all specifics are analyzed. Criteria for classification of computer systems are given.
Chapter 2, entitled as Performance, pp. 33-58, deals with crucial techniques that are used for performance evaluation of computer systems. Performance metrics and characteristics of some typical benchmark programs are analyzed.
Chapter 3, entitled as Data presentation, pp. 59-105, covers details concerning the ways of data presentations. Classification of data is covered and different types of data presentations are analyzed.
Chapter 4, entitled as Instruction presentation and addressing modes, pp. 107-136, concentrates on identification of different types of operands and principles of coding instructions. Different addressing modes implemented in RISC and CISC processors are analyzed.
Chapter 5, entitled as Instruction types, pp. 137-142, involves one hypothetical processor and defines its instruction set. Properties of five different types of instructions are considered.
Chapter 6, entitled as Introduction in Assembly Language, pp. 143-165, point to crucial characteristics of machine dependent language - assembler. Formats of assembly language instructions are given.


 

 

         

About This Site | Search | E-mail

Site contents ©2002-2003 Faculty of Electronic Engineering of Nis
Please send comments and suggestions about this site to Webmaster